In measurement system by means of pulse laser, such as plasma measuring, laser ranging, the amplitude of echoed laser wave is very weak and difficult to detect by traditional analog electronic technology. A digital high speed data acquisition and processing system was designed to meet the accuracy requirement. It adopted high speed AD chip and advantage FPGA chip as core unit. Experiment results have verified this system can reach to 1GHz sample rate and can catch weak echo wave effectively and the measuring accuracy is improved markedly.
Introduction
In many engineering application, such as plasma characteristics measuring, laser ranging, remote dust concentration measuring, and so on, the pulse laser technology were adopted widely [1] [2] [3] [4] . As the precision requirement is higher, the pulse width is narrower, and the echo wave energy received by the detector is lower. Under this circumstance, even the received signal has been amplified highly, it is very weakly still.
In recently application system of pulse laser, the pulse could be compressed to narrower than 5 ns. But because of the spread effect of plasma or atmosphere, the pulse would be broadened about to 5 -15 ns. When the breadth became narrower and plasma density became higher, the amplitude of the echo pulse signal received by measuring system became weaker rapidly, and traditional analog electronic system couldn't catch it. Figure 1 shows a common receiving wave picture on oscilloscope of these cases. To deal with such cases, a pulse signal detecting and processing system was designed. It adopted high speed AD device and the fast data processing ability of FPGA. This system can well work under condition of low signal to noise ratio (SNR), narrow pulse width, little echo wave amplitude. In the system, the AD chip ADC08D1000 which work in 1 GHz sampling rate, and the EP2S60 FPGA chip, are applied as core components.
System Design

High Speed Sampling Sub-system
To realize digital sampling of pulse signal, a AD subsystem was designed firstly, and the sketch of its structure is shown in Figure 2 . Sampling rate of the AD chip was controlled by external clock, and the output of sample data was in differential format to enhance capacity of resistant disturbance. In the same time, an accompany clock was outputted to lock the phase of the multiplexed output of sample data.
In order to improve the measuring accuracy, the width of pulse laser would be narrow as possible. In this system, the pulse is 5 ns width. It required the AD device was in very high sampling rate, and then ADC08D1000 was selected because it had two-channel sample function and could work at 1 GHz sampling rate. The IO list of ADC08D1000 was shown in Figure 3 .
After AD chip was determined, the clock circuit which provided a stable 1GHz clock to the AD chip must be considered. In the system, it was separated and consisted of outer crystal oscillator, phase lock loop, voltage controlled oscillator, etc. Its schematic is shown in Figure 4 , and signals PLL_SCLK, PLL_SDATA, PLL_LE were produced by FPGA, and signal OSCin was produced by outer low-frequency oscillator.
By accepting the clock produced by the clock circuit and the sampling sequence controlling signal produced by a processor, the sample subsystem then work.
High Speed Data Sink and Process Subsystem
In order to cooperate with the speed of the sampling sub-system, data sink and process speed of the processor must match to the sample rate. Finally the Stratix II series FPGA chip EP2S60 was used in advantage of its large inner resource, high data handle speed. This processor can work at 550 MHz clock frequency and has 12 PLLs unit, a huge amount memory larger than 9 M bits, and high speed differential IO ports with dynamic phase aligner (DPA) function and can support 1040 MHz data sink. These capabilities can satisfy the resource requirement of the system. The FPGA chip would produce controlling signals including PLL_clk, PLL_data, PLL_le, to control the outer clock circuit, and made it output a 1GHz clock signal to AD chip. The logical module in FPGA was illuminated by 
Integration of the Completed System
By integrated the two subsystem, the completed system was gotten. Sketch of the whole system was shown in Figure 6 . From Figure 6 , we can see that the most important part of the system is the logical unit in FPGA, which control the outer clock circuit, AD component and data sink. This logical unit was designed as the functional flow diagram as showed in Figure 7 .
As described in Figure 7 , the system is firstly to configure the clock controlling signal and reset the dpa signal of LVDS port, and then wait for data sink writing signal (DSWS). After received DSWS, it begins to accept and store data, and then prepare these data to user. ored into double ports RAM firstly, and then read out by a lower lock frequency. Analyzing these data, combining the automatic threshold judgment, the echo wave signal of pulse laser could be find out accurately.
Experimental Results and Analysis
To testing the feasibility of this design, an in hardware system was made, and many experiments were done. Applied the system in distance ranging equipment, experimental results of four distance cases were obtained and listed in Table 1 . In the table, Std means the standard distance number, Max and Min means the maximum and minimum number of ranging results, Aver means the average value, δ means the standard variance, and they are all in unit of meter.
Plotting one group ex
Conclusions
To solving the low SNR and narrow echo wave detcting problem in pulse laser measuring, adopted high speed AD chip and Stratix II series FPGA as the core units, a high speed digital sampling system was designed. The experimental results verified the design could improve the acquisition accuracy of the echo wave signal markedly. e ordinate is the distance obtained by ranging, and the abscissa is the repeated times of ranging.
From Table 1 and Figure 8 , it could be see
